

# HMK # 9

2

ON Semiconductor  
74LS04

prop-delay  
min = 0 ns  
max = 15 ns

ON Semiconductor  
74LS08

min = 0 ns  
max = 30 ns

when  $V_{CC} = 2V$   
Philips 74HC00

min = 0 ns  
max = 135 ns


! X

Philips 74F32

min = 3.0 ns  
max = 6.6 ns

Philips 74F00

min = 1.5 ns  
max = 6.5 ns



(F1)

SBC

Input B

$$\phi ns + \phi ns + \phi ns = \phi ns$$

Input C & D

$$\phi ns + \phi ns + \phi ns = \phi ns$$

SWC

Input B

$$15ns + 30ns + 15ns = 60ns$$

Input C & D

$$135ns + 30ns + 15ns = 180ns$$

$$\therefore \text{Maximum Propagation Delay} = \underline{180ns}$$

$$\text{Minimum Propagation Delay} = \underline{\phi ns}$$

(F2)

SBC

Input A

$$\phi ns + 1.5ns + 3.0ns + \phi ns = 4.5ns$$

Input B

$$\phi ns + \phi ns + 3.0ns + \phi ns = 3.0ns$$

Input C & D

$$\phi ns + \phi ns + 3.0ns + \phi ns = 3.0ns$$

SWC

Input A

$$15ns + 6.5ns + 6.6ns + 15ns = 43.1ns$$

Input B

$$15ns + 30ns + 6.6ns + 15ns = 66.6ns$$


Input C & D

$$135ns + 30ns + 6.6ns + 15ns = 186.6ns$$

$$\therefore \text{Maximum Propagation Delay} = \underline{186.6ns}$$

$$\text{Minimum Propagation Delay} = \underline{3.0ns}$$

3a)  $X = \bar{A}D + B \quad \checkmark$   
 $Y = \bar{B} + AD + B \quad \checkmark$   
 $Z = BC\bar{C} + AD$   
 $= B(0) + AD$   
 $= AD \quad \checkmark$






Figure 2. Programmed PLA - find the function (3.a)




Figure 3. Blank PLA: program your functions (3.b)

3b)  $X_{A,B,C,D} = \sum (0, 4, 5, 6, 7, 13)$

	AB			
CD	00	01	11	10
00	1	1		
01		1	1	
11		1		
10		1		

$X = \bar{A}\bar{C}\bar{D} + \bar{A}B + B\bar{C}D$

$Y_{A,B,C,D} = \sum (1, 2, 3, 12) + d(8, 9, 10)$

	AB			
CD	00	01	11	10
00			1	d
01	1			d
11	1			
10	1			d


$Y = A\bar{C}\bar{D} + \bar{B}\bar{C}D + \bar{A}\bar{B}C$

$Z_{A,B,C,D} = \prod (5, 11, 14, 15)$

	AB			
CD	00	01	11	10
00	1	1	1	1
01	1	0	1	1
11	1	1	0	0
10	1	1	0	1

$Z = \bar{C}\bar{D} + \bar{A}\bar{B} + A\bar{C}$   
 $+ \bar{A}C + \frac{\bar{B}\bar{A}D}{\bar{B}\bar{D}}$

# Top-level Interface (Enable signals for modules 0 to 3 respectively)



Memory Modules: Signal  $IO/M' = '0'$  (Enabled)  
Truth table.

IO/M	A <sub>31</sub>	A <sub>30</sub>	CE <sub>3</sub>	CE <sub>2</sub>	CE <sub>1</sub>	CE <sub>0</sub>
0	0	0	1	1	1	0
0	0	1	1	1	0	1
0	1	0	1	0	1	1
0	1	1	0	1	1	1

$\overline{CE_0} = \overline{IO/M} \cdot \overline{A_{31}} \cdot \overline{A_{30}}$   
↑  
gotta implement this !!!

IO/M	A <sub>31</sub>	A <sub>30</sub>	CE <sub>3</sub>	CE <sub>2</sub>	CE <sub>1</sub>	CE <sub>0</sub>
1	0	0	1	1	1	1
1	0	1	1	1	1	1
1	1	0	1	1	1	1
1	1	1	1	1	1	1

no need to write the signal table again  
I/O M = 1  
(Disabled)

✓  
The objective is to have  $\overline{CE_3}$  because of the FAL

?

$$CE_0 = (IO/M + A_{31} + A_{30})$$

$$\overline{CE_0} = \overline{IO/M} \cdot \overline{A_{31}} \cdot \overline{A_{30}}$$

use one line to indicate disabled I/O/M

I/O Device

$I/O M' = '1'$  (Enabled)

(IO<sub>1</sub>) (IO<sub>2</sub>) (IO<sub>3</sub>) (IO<sub>4</sub>)

$I/O M'$	$A_2$	$A_1$	$A_0$	$EN_1$	$EN_2$	$EN_3$	$EN_4$
0	0	0	0	1	1	1	1
0	0	0	1	1	1	1	1
0	0	1	0	1	1	1	1
0	0	1	1	1	1	1	1
0	1	0	0	1	1	1	1
0	1	0	1	1	1	1	1
0	1	1	0	1	1	1	1
0	1	1	1	1	1	1	1
1	0	0	0	1	0	1	1
1	0	0	1	1	0	1	1
1	0	1	0	1	0	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	1	0	1
1	1	0	1	0	1	1	1
1	1	1	0	1	1	0	1
1	1	1	1	0	1	1	1

not needed (could indicate with 1 line in table)

more important

$$\overline{EN_1} = I/O M' \cdot A_2 \cdot \overline{A_1} \cdot A_0 + I/O M' \cdot A_2 \cdot A_1 \cdot \overline{A_0}$$

$$\overline{EN_2} = I/O M' \cdot \overline{A_2} \cdot \overline{A_1} \cdot \overline{A_0} + I/O M' \cdot \overline{A_2} \cdot \overline{A_1} \cdot A_0 + I/O M' \cdot \overline{A_2} \cdot A_1 \cdot \overline{A_0}$$

$$\overline{EN_3} = I/O M' \cdot A_2 \cdot \overline{A_1} \cdot \overline{A_0} + I/O M' \cdot A_2 \cdot A_1 \cdot \overline{A_0}$$

$$\overline{EN_4} = I/O M' \cdot \overline{A_2} \cdot A_1 \cdot A_0$$

$$\bar{C}E_1 = \bar{I}_0/M \cdot \bar{A}_{31} \cdot \bar{A}_{30}$$

$$\bar{C}E_2 = \bar{I}_0/M \cdot \bar{A}_{31} \cdot \bar{A}_{30}$$

$$\bar{C}E_3 = \bar{I}_0/M \cdot \bar{A}_{31} \cdot \bar{A}_{30}$$



PAL16L8AM, PAL16L8A-2M  
STANDARD HIGH-SPEED PAL® CIRCUITS

SRP3016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

logic diagram (positive logic)

I/O


This controls the buffer!  
A31

A30

A2

A1

A0



Fuse number = First fuse number + Increment



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265