

~~Q2~~ ~~Q3~~ ~~Q4~~ ~~(pin)~~

$$G = \overline{Y_0 \cdot 1'1'} \text{ (pin)}$$

$$M = \overline{1'0'} \text{ (pin)}$$

Plus from
D74154

$$U = \overline{1'3'} \oplus \overline{1'2'} \text{ (pin)}$$


G	M	U
---	---	---

1	0	0
0	0	0
0	0	0
0	0	0
0	0	0
0	0	0
0	0	1
0	0	0

$$G = \overline{A} \overline{B} \overline{C}$$

M = No Minterms


$$U = \overline{A} B C$$



3


$$a) f(x_1, x_2, x_3, x_4, x_5) = \sum (0, 4, 5, 24, 25, 29) + d(8, 13, 16, 21)$$

	x_1	x_2	x_3	x_4	x_5	
0	0	0	0	0	0	
4	0	0	1	0	0	
5	0	0	1	0	1	
24	1	1	0	0	0	
25	1	1	0	0	1	
29	1	1	1	0	1	
8	0	1	0	0	0	(d)
13	0	1	1	0	1	(d)
16	1	0	0	0	0	(d)
21	1	0	1	0	1	(d)



$$F = x_3 \bar{x}_4 \bar{x}_5 + \bar{x}_3 \bar{x}_4 \bar{x}_5 + x_1 x_2 \bar{x}_4 + \bar{x}_1 \bar{x}_2 \bar{x}_4$$

$$b) \quad g(a, b, c, d) = \prod (0, 3, 2, 7, 10) + d (5, 13, 15)$$



$$g = (a + b + d)(b + \bar{c} + d)(a + \bar{c} + \bar{d})(\bar{b} + \bar{d})(a + b + \bar{c})$$

4) Yes it is possible for this circuit to present static hazards that in turn can cause dynamic hazards.


Because of the propagation delay imposed by NAND2 on the circuit diagram, the first input (1) on the OR gate may update faster than the second input. Also the 3-input AND gate 7411 may have a greater propagation delay than the two input NAND gate. On either case output G may have a momentary incorrect output value due to these delays caused by the gates.

5)

$$\begin{array}{rcl} \text{a) } 2 \text{ NAND (2-input)} & = & 2 \times 4 = 8 \\ 1 \text{ AND (3-input)} & = & 1 \times 8 = 8 + \\ 1 \text{ OR (2-input)} & = & 1 \times 6 = 6 \\ & & \hline & & 22 \\ & & \text{transistors} \end{array}$$

5b)

A	B	C	D	1	2	3	4	5	6	7	8	F
0	0	0	0	0	1	0	1	0	1	0	1	1
0	0	0	1	0	1	0	1	0	1	1	0	1
0	0	1	0	0	1	0	1	1	0	0	1	1
0	0	1	1	0	1	0	1	1	0	1	0	0
0	1	0	0	0	1	1	0	0	1	0	1	1
0	1	0	1	0	1	1	0	0	1	1	0	1
0	1	1	0	0	1	1	0	1	0	0	1	1
0	1	1	1	0	1	1	0	1	0	1	0	0
1	0	0	0	1	0	0	1	0	1	0	1	1
1	0	0	1	1	0	0	1	0	1	1	0	1
1	0	1	0	1	0	0	1	1	0	0	1	1
1	0	1	1	1	0	0	1	1	0	1	0	0
1	1	0	0	1	0	1	0	0	1	0	1	0
1	1	0	1	1	0	1	0	0	1	1	0	0
1	1	1	0	1	0	1	0	1	0	0	1	0
1	1	1	1	1	0	1	0	1	0	1	0	0




$$F = \overline{A}\overline{C} + A\overline{D} + \overline{B}\overline{C} + \overline{A}\overline{B}\overline{D} + \overline{B}C\overline{D}$$

6) EXTRA CREDIT

MANY WAYS TO DO THIS.

ONE EXAMPLE FROM A STUDENT



INPUTS		S	I ₀	I ₁	Outputs	
A	B				X ₁	X ₂
0	0	0	0	1	1	0
0	1	1	1	0	1	0
1	0	1	1	0	1	0
1	1	1	1	0	1	0

X₁ is ALWAYS 1,
X₂ is ALWAYS 0.

X₁ & X₂ Never equal
to X₁=0 & X₂=0

The question states that output cannot be like that.

or X₁=1 & X₂=1
For all 4 combination of inputs of A, B.

This answer would NOT qualify for extra credit.