

② a

XOR Truth Table
 $a \oplus b = c$

a	b	c
0	0	0
0	1	1
1	0	1
1	1	0

Inputs:

- S - A₃ A₂ A₁ A₀
 0 1 0 1 1

- B₃ B₂ B₁ B₀
 0 1 1 1

First Adder:

$$\begin{array}{r}
 B_0 \oplus S \\
 + \quad A_0 \\
 \hline
 (s) C_0
 \end{array}
 \Rightarrow
 \begin{array}{r}
 1 \\
 + 1 \\
 \hline
 0 \\
 \hline
 (c_1) 1 0 (s_0) \\
 \leftarrow C_1 \quad \leftarrow S_0
 \end{array}$$

$$\begin{array}{r}
 B_1 \oplus S \\
 + \quad A_1 \\
 \hline
 C_1
 \end{array}
 \Rightarrow
 \begin{array}{r}
 1 \\
 + 1 \\
 \hline
 1 \\
 \hline
 C_2 \rightarrow 1 1 \leftarrow S_1
 \end{array}$$

$$\begin{array}{r}
 B_2 \oplus S \\
 + \quad A_2 \\
 \hline
 C_2
 \end{array}
 \Rightarrow
 \begin{array}{r}
 1 \\
 + 0 \\
 \hline
 1 \\
 \hline
 C_3 \rightarrow 1 0 \leftarrow S_2
 \end{array}$$

$$\begin{array}{r}
 B_3 \oplus S \\
 + \quad A_3 \\
 \hline
 C_3
 \end{array}
 \Rightarrow
 \begin{array}{r}
 0 \\
 + 1 \\
 \hline
 1 \\
 \hline
 C_4 \rightarrow 1 0 \leftarrow S_3
 \end{array}$$

C ₄	S ₃	S ₂	S ₁	S ₀
1	0	0	1	0

Inputs:

- S	- A ₃	A ₂	A ₁	A ₀	- B ₃	B ₂	B ₁	B ₀
1	1	1	0	0	0	0	1	1

First Adder:

$$\begin{array}{r}
 1 \oplus 1 \\
 B_0 \oplus S \\
 + \quad A_0 \Rightarrow + 0 \\
 \hline
 (S) C_0 \\
 \hline
 \end{array}
 \Rightarrow
 \begin{array}{r}
 0 \\
 + 0 \\
 \hline
 1 \\
 \hline
 C_1 \rightarrow 01 \leftarrow S_0
 \end{array}$$

Second Adder:

$$\begin{array}{r}
 \uparrow \quad \uparrow \\
 B_1 \oplus S \\
 + \quad A_1 \Rightarrow + 0 \\
 \hline
 C_1 \\
 \hline
 \end{array}
 \Rightarrow
 \begin{array}{r}
 0 \\
 + 0 \\
 \hline
 0 \\
 \hline
 C_2 \rightarrow 00 \leftarrow S_1
 \end{array}$$

Third Adder:

$$\begin{array}{r}
 0 \quad \uparrow \\
 B_2 \oplus S \\
 + \quad A_2 \Rightarrow \\
 \hline
 C_2 \\
 \hline
 \end{array}
 \Rightarrow
 \begin{array}{r}
 0 \quad 1 \\
 1 \\
 + 0 \\
 \hline
 0 \\
 \hline
 C_3 \rightarrow 01 \leftarrow S_2 \\
 \quad \quad \quad \uparrow \quad 0
 \end{array}$$

Fourth Adder:

$$\begin{array}{r}
 0 \quad \uparrow \\
 B_3 \oplus S \\
 + \quad A_3 \Rightarrow + 1 \\
 \hline
 C_3 \\
 \hline
 \end{array}
 \Rightarrow
 \begin{array}{r}
 1 \\
 + 1 \\
 0 \quad 1 \\
 \hline
 1 \quad 0 \\
 \hline
 C_4 \rightarrow 10 \leftarrow S_3 \\
 \quad \quad \quad \uparrow
 \end{array}$$

C ₄	S ₃	S ₂	S ₁	S ₀
1	0	1	0	1
<hr/>				
	1	0		

So

$$\begin{array}{r}
 A_3 - A_0 = 12 \\
 B_3 - B_0 = 3 \\
 \hline
 \text{Result: } 9
 \end{array}$$

Inputs:

$$\begin{array}{r}
 -S \quad -A_3 \ A_2 \ A_1 \ A_0 \quad -B_3 \ B_2 \ B_1 \ B_0 \\
 1 \quad 0 \ 1 \ 0 \ 1 \quad 1 \ 0 \ 0 \ 0
 \end{array}$$

First Adder:

$$1 + 1 + 1 = \overset{C_1}{1} \overset{1}{1} \leftarrow S_0$$

$$\begin{array}{r}
 \text{Second Adder: } \overset{B_1}{1} + \overset{A_1}{0} + 1 = \overset{C_2}{1} \overset{0}{0} \leftarrow S_1
 \end{array}$$

$$\begin{array}{r}
 \text{Third Adder: } \overset{B_2}{1} + \overset{A_2}{1} + 1 = \overset{C_3}{1} \overset{1}{1} \leftarrow S_2
 \end{array}$$

$$\begin{array}{r}
 \text{Fourth Adder: } \overset{B_3}{0} + \overset{A_3}{0} + 1 = \overset{C_4}{0} \overset{1}{1} \leftarrow S_3
 \end{array}$$

$$\begin{array}{r}
 C_4 \quad S_3 \quad S_2 \quad S_1 \quad S_0 \\
 0 \quad 1 \quad 1 \quad 0 \quad 1
 \end{array}$$

NOTE: Logic is exactly the same as in the last two problems, the only thing that change are the values.

Inputs:

$$\begin{array}{r}
 -S \quad -A_3 \ A_2 \ A_1 \ A_0 \quad -B_3 \ B_2 \ B_1 \ B_0 \\
 0 \quad 0 \ 1 \ 0 \ 0 \quad 1 \ 1 \ 0 \ 0
 \end{array}$$

$$\begin{array}{r}
 \text{First Adder: } \overset{(B)}{0} + \overset{(A)}{1} + \overset{(S)}{0} = \overset{C_1}{0} \overset{1}{1} \leftarrow S_0
 \end{array}$$

$$\begin{array}{r}
 \text{Second Adder: } \overset{B_1}{0} + \overset{A_1}{1} + 0 = \overset{C_2}{0} \overset{1}{1} \leftarrow S_1
 \end{array}$$

$$\begin{array}{r}
 \text{Third Adder: } \overset{\checkmark}{1} + 1 + 0 = \overset{C_3}{1} \overset{0}{0} \leftarrow S_2 \text{ (right)}
 \end{array}$$


$$\begin{array}{r}
 \text{Fourth Adder: } \overset{\checkmark}{1} + 0 + \overset{\checkmark}{1} = \overset{C_4}{1} \overset{0}{0} \leftarrow S_3 \text{ (right)}
 \end{array}$$

$$\begin{array}{r}
 C_4 \quad S_3 \quad S_2 \quad S_1 \quad S_0 \\
 1 \quad 0 \quad 0 \quad 0 \quad 0 \\
 \hline
 1 \quad 0 \quad 0 \quad 0 \quad 0
 \end{array}$$

is the result (10000)

2 b) ~~2~~ Add/Subtractor Unit with Overflow Detection

To detect Overflow when adding/subtracting two n-bit numbers, we just need to check the output from the function: $C_{n-1} \oplus C_n$. IF the output is high, there is an overflow otherwise it is not. The circuit from problem 1 can be modified to detect overflow as follows:



Obs. ① INPUTS: C_3 and C_4
OUTPUT: OVERFLOW

② Truth table

C_3	C_4	OVERFLOW
0	0	0
0	1	1
1	0	1
1	1	0

3a

Truth Table for given circuit

X	Y	Z	M	G
0	0	0	(X) 0	0 (Y)
0	0	1	(Y) 0	0 (Y)
0	1	0	(X) 0	1 (Y)
0	1	1	(Y) 1	0 ('0')
1	0	0	(X) 1	0 ('0')
1	0	1	(Y) 0	0 (Y)
1	1	0	(X) 1	0 ('0')
1	1	1	(Y) 1	0 ('0')


For M:
 For z=0 → M=X
 For z=1 → M=Y

For G:
 For M=0 → G=Y
 For M=1 → G='0'

Minimized Boolean Equation : $g = \bar{X} \bar{Y} \bar{Z} \bar{M}$

M is not an input in this circuit! Careful!

3b) After Adding intermediate signals:



w	X	Y	Y0	Y1	Y2	Y3	Z	X0	X1	X2	X3	g
0	0	0	1	0	0	0	1	0	0	0	0	1
0	0	1	0	0	0	0	0	1	0	0	0	0
0	1	0	0	1	0	0	1	0	0	0	0	1
0	1	1	0	0	1	0	0	1	0	0	0	0
1	0	0	0	0	1	0	1	0	0	1	0	1
1	0	1	0	0	0	1	0	0	0	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0	1
1	1	1	0	0	0	1	0	0	1	0	0	1

$$g = \bar{w} \bar{x} \bar{y} \bar{z} + \bar{w} x \bar{y} \bar{z} + w \bar{x} \bar{y} \bar{z} + w x \bar{y} \bar{z} + w x y z$$

$$g = \bar{y} \bar{z} + w x y z$$

~~WXYZ~~

③ (4) A Demultiplexer is nothing but the opposite of a mux. Where a mux maps many inputs to one output, a demux places the value of a single data input onto many data outputs. Any n to 2^n decoder, ($n = \#$ of bits) performs this function and can be implemented as a demultiplexer.

Circuit shown Below: 1 to 4 Demux with Enable


① step INPUTS: E_n W_0 W_1 (2 to 4 Decoder)

$Y_0 = E_n \bar{W}_1 \bar{W}_0$ OUTPUTS: Y_0 Y_1 Y_2 Y_3

$Y_1 = E_n \bar{W}_1 W_0$ 2. step: truth table.

$Y_2 = E_n W_1 \bar{W}_0$ 3. step: minimization

$Y_3 = E_n W_1 W_0$ 4 step: circuit implementation



~~X~~ this is not asked in question 4

Is this question 4?
?
If so, this is not the way the question asks

(5) VHDL CODE

- Question does not specify that the demux will have an enable. A very simple way to implement a demux without an enable is the following:

```
Library ieee;  
use ieee.std_logic_1164.all
```

Entity one_to_eight_demux is

```
port ( x: in std_logic_vector (2 downto 0);  
       y: out std_logic_vector (7 downto 0) );  
end one_to_eight_demux;
```

Architecture demux_arch of one_to_eight_demux is

```
y <= "0000 0001" when x = "000" else  
y <= "0000 0010" when x = "001" else  
y <= "0000 0100" when x = "010" else  
y <= "0000 1000" when x = "011" else  
y <= "0001 0000" when x = "100" else  
y <= "0010 0000" when x = "101" else  
y <= "0100 0000" when x = "110" else  
y <= "1000 0000" when x = "111";  
end demux_arch;
```

Notice that 'x' vector drives what output-bit should go high on the output vector 'y'.

Example \rightarrow $x = "010"$
 $y(2) =$ should go high

So output vector 'y' will look like: $y = "0000 0010"$

EXTRA
CREDIT

74HCT42

SN74LVC168

47HC4511

	74HCT42	SN74LVC168	47HC4511
1. LOW SIGNAL	1	0	0
2. ONLY DATA	0	1	0
3. ONLY DECODE	0	0	1
4. DECODE OR ^{DE} DATA	1	0 <small>I think this can be "1"</small>	1
5. COSTS MORE THAN DOLLAR	1 0	1 0	1 0

[These (all) cost less than \$1,-
To check that: go to
www.digikey.com,
type the IC numbers,
in, etc.]