

HWK # 10

2a) Truth Table

| A | B | C | Y_1 | Y_2 | Y_3 |
|---|---|---|-------|-------|-------|
| 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 |

States

~~01X~~
~~1XX~~

are stable

110, 101, 011
Are stable

~~Not Allowed Inputs~~

$A=0, B=0, C=0$

what's behind it:

- Given that ONE output is "0", that line forces the other two outputs to go to "1".

- In none of the other rows you can reason like that.

In particular for $A=B=C=1$ there is no definition of state (other than $Y_i^+ = Y_i$) if stable

3a)

✓

| | Clk | Q ₂ | Q ₁ | Q ₀ |
|----------------|-----|----------------|----------------|----------------|
| t ₀ | | 0 | 0 | 0 |
| t ₁ | ↑ | 0 | 0 | 1 |
| t ₂ | ↑ | 0 | 1 | 0 |
| t ₃ | ↑ | 1 | 1 | 1 |
| t ₄ | ↑ | 0 | 0 | 0 |
| t ₅ | ↑ | 0 | 0 | 1 |

Counter Sequence:


000, 001, 010, 111

Yes, it counts

000, 001, 010, 111, 000.

3b) T-Flip Flop using D-Flip-Flop:


X The problem asks to implement the counter with 74LS174.



In particular the first ff (ϕ) can




be done

like this:



3b) $V_{cc} (+5)$

Function generator




④ Frequency = 1 MHz


$$\text{CLK period} = \frac{1}{F} = \frac{1}{1\text{MHz}} = 1\mu\text{s} \quad \checkmark$$

Worst case for D-Master-Slave to see output change is one clock cycle therefore you will have to wait at ~~least~~ most one ~~microsecond~~ microsecond.

⑤ Waveform (Example)



OVEN ON (1) when TL=1
 OVEN OFF (0) when TH=1
 OTHERWISE NO CHANGE



| TL | TH | OVEN OUTPUT |
|----|----|-------------------------|
| 0 | 0 | Previous state (ON/OFF) |
| 0 | 1 | OFF |
| 1 | 0 | ON |
| 1 | 1 | NOT POSSIBLE INPUTS |