ECE 332

Digital Electronics and Logic Design Lab

Laboratory and Experiment Guide Spring 2007



Table of Contents

Electronics Safety	3
Laboratory Information	4
Laboratory Rules	5
Lab Tips	6
Lab Report Outline	8
Parts List	9
Aldec Active HDL Tutorial	10
Resources	27

Spring 2007

Experiment #	Date Completed	Student Signature	TA Signature
1			
2			
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
Bonus			

Electronics Safety

Exercise of good judgment and knowledge will ensure you a safe laboratory experience.

Do not defeat any safety device such as a fuse or circuit breaker, by shorting across it or by using a higher amperage fuse than that specified by the manufacturer.

Avoid direct contact with any voltage source. Do not wear rings, watches, bracelets, or dangling necklaces while working on equipment. Do not grasp any exposed metal in your circuit when the power is on.

Keep hands dry. Water and perspiration increase conductivity.

Wear shoes with insulating soles.

Measure voltages with one hand held behind you or in your pocket.

Avoid eye injury when cutting off excessive wire lengths. Point the wires downward toward your table top so the cut pieces cannot fly toward your eyes or another person's.

Shut off the power when connecting components or test equipment to a circuit. Double check your wiring before you apply power.

Make sure your circuit is properly grounded. Beware of a possible floating ground. It is a good idea to connect all grounds together before applying power.

To prevent power terminals from shorting, keep the leads coming from those terminals apart.

Your exercise of common sense, safety precautions and knowledge will help you avoid the dangers of electricity. The amount of current required to become lethal depends upon:

- 1. the person involved and state of health,
- 2. area of the body involved,
- 3. length of time the shock is received, and
- 4. type of electrical current.

Severe electrical shock will cause burns and/or paralysis. A small current passing through the chest can kill. With even minor electrical shock, some people react by going into traumatic shock.

In case of accident, turn off power immediately and call 911. If you suspect someone is touching a "live" wire, do not touch them. Use something non-conductive to push, rather than pull, them away from the wire. An injured person should be kept lying down until medical personnel arrive, and should be kept warm to help prevent traumatic shock. Be sure nothing is done to cause further injury.

Laboratory Information

Sue Davies Instructional Laboratories Manager Room 120D, Science and Technology I (703) 993-1608 email - sdavies@gmu.edu

Purchase all laboratory kits from the above. Replacement parts for all of the labs are available. Special order kits will be filled, time permitting. Room 120D houses a fairly complete inventory available to the University community. It is non profit, operated as a service to our students. It means considerable savings when purchasing parts for your Engineering senior projects. Juniors, NOW is the time to begin planning your senior project.

Also located in the Manager's Office is a reference library including data books (not available in the main library), magazines, hardware, software and equipment catalogs. There are reference books of manufacturer information (address, phone no., etc.). Magazines may be checked out. Data books may only leave the office if you first leave a deposit.

Equipment repair is handled from this office. Please notify me of malfunctioning equipment. Leave a note with symptoms or bring the equipment to my office.

All Teaching Assistants have mailboxes in ST II, in the hallway near room 208. Leave messages there, not under the lab doors. Many students use the labs and your TA likely will not receive material pushed under doors. Hand assignments and anything of value directly to the TA's since the mailboxes aren't in a secure area. Email is the best way to contact your TA. Be sure to activate your University account to receive all official notices.

Teaching Assistants' office hours will be posted in ST I on the room 2 entry way bulletin board, and room 120D entry door. In ST II, hours will be posted on the bulletin board across from room 230 (ECE office), and on the door of rooms 203 and 265. Whenever anyone is having office hours, it is also open lab time in that area.

The Engr. Computation and Test Lab needs ECE and CpE student volunteers to be Lab Monitors. By signing up for three hours per week to open and monitor the lab, volunteers obtain a door code and priority on one of the newest computers there. They have 24 hr./day, 7days/week access. This requires serious commitment for the semester. Successful volunteers put this work on their resumes.

Laboratory Rules

1. There will be **NO FOOD OR DRINKS** in the laboratory at any time. Students will be held liable for any damage to equipment resulting from abuse of this rule.

2. Students are not allowed in the laboratories without a Lab Instructor or Lab Monitor present, unless signed in with the Lab Manager. Open lab times for make-up or project work will be posted. When a Teaching Assistant is holding office hours, he/she is also monitoring an open lab which any student may use. ECE/CpE students have priority in the Computation and Test Lab, Room 265, ST II.

3. If you suspect a problem with the equipment, notify the TA or Room Monitor. Then, leave a note on it with a brief description of the problem/symptoms, or bring the equipment to the Lab Manager, Room 120D, ST I.

4. Handle equipment with care. Equipment out for repair means less available for your use.

5. **YOU** are responsible for leaving your workstation clean and in good condition when you leave. Failure to do this will negatively impact your final lab grade.

Before leaving:

a. Hang up all test leads neatly under appropriate connector combination.

- b. Tidy workstation.
- c. Throw away all trash.
- d. TURN OFF equipment and lab table SWITCHES.

This is a non-smoking university. This building has **NO** designated smoking areas so you must go outdoors if you choose to smoke.

Lab Tips

- 1. Instruction manuals for the laboratory equipment may be checked out in room 120D, S&T I. The oscilloscope manual is available for purchase in the book store. It is essential that you become familiar with the correct way to use the basic equipment in your first lab course. Wire cutters/strippers are available for sale or you may bring your own.
- 2. Twenty-two gauge wire (22AWG) is the best size to use with the trainers and solderless breadboards. Solid wire only, never stranded, is used. There are spools of wire cabled to the back shelf or table. You will need to cut some and strip the insulation at both ends.

Keep jumper wires short. Strive for a neat and logical layout. This will make troubleshooting easier and successful circuits more likely. (See ex. posted in lab.)

Strip no more than approximately 3/8 inch of insulation from your jumper wires. Exposed wire increases the risk of short circuits.

- 3. Using more than one color of wire will help you debug your circuits. Normally RED and BLACK are reserved for power and ground.
- 4. Probe tips should not be inserted into the solderless breadboard. Wrap a wire around your probe hook tip twice for stability and insert the other end into the connector block. Alligator clips on the equipment leads also need a wrapped wire for connection to the trainers and breadboards.
- 5. Always ground your probe, but keep the ground wire short. Use the method of wire wrapping described in the previous tip to attach to the alligator clip of the probe ground wire.
- 6. For any potentiometers (such as most multiturn) which require adjusting, a trimpot tool is available for purchase from room 120D, S & T I. It is included in appropriate kits.
- 7. Most of the chips used in your lab are not overly static sensitive. However, you should observe some precautions when handling them. If you were issued a tube, it protects the chips from static charges, and is sturdy enough to provide protection to the delicate, metal pin legs.
- 8. Keep your chips away from magnets, motors and high temperatures. Don't leave them in your car in the sun or extreme cold. They do best in the moderate temperatures most humans prefer.
- 9. Bent pins may be gently straightened with fingernails or needlenose pliers. If the pins break, you will need to purchase a new IC.
- 10. A small, narrow-blade, flathead screwdriver is useful in removing not so sensitive chips from breadboards. Using a side-to-side rocking motion as you insert the blade under the chip, keep a finger lightly on top of the chip to prevent it suddenly popping up on one end, bending the pins.

11. To locate pin 1 on an integrated circuit (IC, chip), look for one of the following:



• A semicircle at one end, cut into the top layer of the chip - With this at the top, pin 1 is at the left of the half circle.

• A tiny spot in the corner of the chip beside pin 1 -There may or may not be other marks on the chip.

Always count pins from pin 1 around the chip so that the last pin is straight across from pin 1. Common chip sizes are 8 pin, 14, 16, 18, 20, 24, 28, and 40 pin. Your TTL ICs (Transistor-Transistor Logic Integrated Circuits) will be in dual inline packages DIP).

12. Chip leads are slightly flared to help hold them in printed circuit boards while being soldered. You will need to reduce the flare to allow them to be inserted into the breadboard. Use a pair of needlenose pliers, or press the leads against a table top, while rotating the body of the chip towards the lead points to reduce the lead angle of all evenly. The pin legs should be at a 90 degree angle to the plastic package base. Don't bend too far; there is no easy correction.

Lab Report Outline

The lab reports for the experiments in the ECE 332 Lab (as applicable) must contain the following information:

- Title Page
 - Title & Number of the Experiment
 - Course & Section Number
 - Name
 - Date
 - Signed Honor Code Pledge
- Brief Description of the Experiment
 - Approach used if the experiment is a word problem
 - Description of the techniques (QM, K-maps etc.) used to arrive at the final logic expression
- Software Implementation of the Logic Expression
 - Compiled version of the VHDL source code
 - Compiled version of the test bench
 - Simulation results (Timing Diagrams)
- Hardware Implementation of the Logic Expression
- List of IC chips used to implement the logic expression
- Detailed circuit diagram (including pin numbers) of the IC interconnections
- Print outs of the outputs of the experiment
- Conclusion
 - Comparison between the hardware and software implementations

A lab report template and sample report (in MS Word format or PDF) can be found on the ECE 332 Administration web page.

1/26/2007Parts List

ECE 332 Laboratory Parts List

- 1 74LS00 Quad 2 input NAND gate
- 1 74LS02 Quad 2 input NOR gate
- 1 74LS04 Hex Inverter
- 1 74LS08 Quad 2 input AND gate
- 1 74LS10 Triple 3 input NAND gate
- 1 74LS11 Triple 3 input AND gate
- 1 74LS32 Quad 2 input OR gate
- 2 74LS73 Dual JK Flip-flop with clear
- 1 74LS86 Quad 2 input XOR
- 1 74LS151 8 to 1 Multiplexer
- 1 74LS155 Dual 2/4 Demultiplexer (Decoder)
- 1 74LS157 Quad 2 to 1 Multiplexer
- 1 74LS163 4-Bit Binary Counter
- 1 74LS283 4-Bit Adder
- 1 74C08 Quad 2-input AND gate

ALDEC ACTIVE HDL TUTORIAL

Start-up

1. Double click on the Active HDL icon on the desktop; it comes up with a getting started window.

Getting Started	? 🛛
🙆 🔿 Open existing workspace	
exam	More
c:\my_designs\exam	
Always open last workspace	
ОК	Cancel

a. Select **create new workspace** and click **OK**, creates new workspace in your directory.

b. Selecting **open existing workspace** gives you the option to choose from your previous Workspace's.

c. Always open last workspace takes you to the last workspace.

2. Type the workspace name you want to create and click **OK** and the default location of your workspace will be your **network drive**\my_designs.

New Workspace	
	Specify basic information about the new workspace. Type the workspace name:
A	Select the location of the workspace folder: c:\my_designs\
	Add New Design to Workspace

3. Select create an empty design, creates a new design in your workspace and click Next.



4. Choose block diagram configuration as **Default HDL language** and Default HDL language as **VHDL**; Leave the Target Technology blanks as not defined; Click **Next**.

Property Page			
Specify additional information about th	e new design.		
Design Language			
Block Diagram Configuration:	Default HDL Langua	age 💌]
Default HDL Language:	VHDL	•]
Target Technology			
Vendor:	Not defined	-	1
Technology:	Not defined	-	1
-	,		4
	< Back	Vext >	Cancel

5. Type the design name you want to create and Click **Next** and the default location of your design will be your **network drive\my_designs\workspace name.**

New Design Wizard		\mathbf{X}
Specify basic information about the new design.		
Type the design name:		
Select the location of the design folder:		
c:\My_Designs\lab		
	Browse	
The name of the default working library of the design:		
, The name specified here will be used as the file name for the library files and as the logical name of the library. You can change the logical name later on.		
<back next=""></back>	Cancel	

6. Design name and design directory will be displayed proceed further by clicking Finish.



7. To the left workspace and new design are displayed.



8. To start with your VHDL source right click on **Add New File > New > VHDL source**, then **GO TO 9**.

To add existing files to your design GO TO 8A.



8A. To add existing files to your design, select Add New File> Add Files to Design.

🔷 Active-HDL 7.2 (lab ,hm1) - c	::\My_Designs\lab\hr	n1\src\or3.vhd			
Eile Edit Search View Workspace	Design Simulation To	ols <u>W</u> indow <u>H</u> elp			
🖉 • 😂 🖬 🐹 📖 🗳		\$ 📶 🏆 🖓 🐂 🕺	₽ � � � ₽ ₽	▶ 100 ns 🕂 📢 🔳 🔺 🕪	¶≣ ⊊≣ ¢
Design Browser ×	建建工作	🐺 s)= =(= 💷 🞼	🍓 📣 ¶ 🗉 🏭 🖢	II II 🔯 🕨	
Top-Level selection	1 X B B 10 5	opcode	• in in	1 00 10 16 76 76 76	
O Unsorted	1				
₩orkspace 'lab': 1 des → hm1	2 3 Title	: or3			
Add New File	4 Design	: hml			
1 - I ? or 3. vi New - Add N Add Files to D	esign 1pany	: home			
hm1 Refresh conte	ents				
😂 Compile All					
Create New F	older Le	: or3. vhd			
Clear Impleme	entation Data nerat	ed : Wed Jan 24	01:31:41 2007		
	12 From	: interface	description file		
	13 By	: Itf2Vhdl v	ver. 1.20		

\$	Active-HDL 7.2 (lab ,hm1	1) - c:\My	_Designs\lab\hm1\src\or	3.vhd								_ 7 🛛
Eile	<u>E</u> dit Sea <u>r</u> ch <u>V</u> iew W <u>o</u> rksp	pace <u>D</u> esig	n <u>S</u> imulation <u>T</u> ools <u>W</u> indov	<u>H</u> elp								<ţ+→ × ×
	Open Workspace/Design Explor	rer) 🔎 👫 Hee 🏂 🎁 🖞	Q 🙀 🔕 🖫 🕸	\$ & • •	Ł	100 ns 🗼	•	∎ ₹	▶	⊊≣ Ç≣ ç≣ ≫	
	Close Workspace		∉ 🗑 🌋 🛒 🦛	(= 🗄 📑 🝓 🏄 🧐	T 🗈 🇊 🕒	Ш	• 🗟	• •				
	<u>N</u> ew	•	🗿 <u>W</u> orkspace	code	- 6 8	_p t	0	1	* *	×		
Þ	<u>O</u> pen	Ctrl+O	🔂 Design									_
	Open design from Source Contr	rol	KHDL Source									<u> </u>
	Open Symbol		🖹 Verilog Source									
x	Close	Ctrl+F4	🖄 SystemC Source	v this comment is	automaticall	y ma	aintain	ed				
	Close All		🛠 St <u>a</u> te Diagram	verwritten								
	C	CHUC.	🗱 Block Diagram	rchitecture {or3}	}							
	Save	Ctri+S	Symbol									
	Save <u>A</u> s	F12		1164 all.								
	Sa <u>v</u> e All		1011 Liet	[,								

8B. New VHDL source can also be added by following up **File > New > VHDL source.**

9. Click Next on the new source file wizard.

•

New Source File W	izard	X
	This wizard will create a source file with initial VHDL code using the design specifications you will enter in the following wizard dialogs.	
	The generated source file will contain the entity declaration, port declarations and empty architecture body.	
	Add the generated file to the design	
	Clear this check box if you do not want to add the file generated by the wizard to the current design.	
	< Back Next > Cance	

10. Type the source file name you want to create; you can give a different name for entity and architecture. Click **Next.**

New Source File Wiza	rd - Name	×
New Source File Wiza	rd - Name Type the name of the source file to create: or3 Browse You can use the Browse button to specify the file. Type the name of the entity (optional): By default, the entity name is the same as the file name.	
	Type the name of the architecture body (optional): By default, the architecture name is the same as the entity name. Cancel	_

11. Select **New** in the New Source File Wizard-Ports, start declaring your input and output ports by naming them, choosing the port direction, choose the type by indicating the array indexes. Click **Finish**.

Ele Edit Search View Workspace Design Simulation Tools Window Help	🔷 Active-HDL 7.2 (lab ,hm1)		- 🗗 🗙
Image: Constraint of a port of a constraint of a	<u>File E</u> dit Sea <u>r</u> ch <u>V</u> iew W <u>o</u> rkspace <u>D</u> esign <u>S</u> in	ulation Tools <u>Wi</u> ndow <u>H</u> elp	⇔ ×
Design Browser × Top-Level selection Image: Comparison of the selection and type. To quickly change the index constraint of a port of a one-dimensional array type, use the Array Indexes box. To remove a port, select it on the list, and then click Delete. Name: Name: Array Indexes: Pot direction Image: Comparison of the select it on the list, and then click Delete.	🗿 • 🖻 🖩 💥 🖩 🖪 🍕 🗐 🔎	Sec 🔐 강 🛍 및 🖓 🛞 🔅 🕸 🕨 🕨 🕨 🕨 🕨 🕨 👘 👘 👘	
or3 C out C buffer New Delete Type	Design Browser	New Source File Wizard - Ports Image: Constraint of a port, click New. To add a new port, click New. To edit a port, select it on the list. Then you can change its name, direction and type. To quickly change the index constraint of a port of a one-dimensional array type, use the Array Indexes box. To remove a port, select it on the list, and then click Delete. Name: Array Indexes: Port direction C inout C or 3 New	

12. If you have multiple designs in the same workspace you need to set an active design and this can be done by a right click on your design and select **Set as Active Design.**

Active-HDL 7.2 (lab ,hm1) - c:\My_Designs\lab\hm1\src\or3.vhd	_ 7 🗙
File Edit Search View Workspace Design Simulation Tools Window Help	
🖗 ▼ 🚔 🖬 🕵 🗱 📓 💱 🔵 Ω 🔛 🏭 🖇 🍏 🚏 ♀ 🙀 🕸 ▶ ♦ ▶ ▶ ▶ ▶ ▶ ▶ 100 ns 🗄 🕂 ■ ⊴ । ▶ 👎 🚛 🧊	
Design Browser 🔺 律 律 權 權 權 課 非非 🎩 🚱 🏕 ¶ 🖽 寡 • Ⅱ 🗉 💀 >	
Top-Level selection 🔄 🐰 暗 💼 🗤 🖙 🏘 or3 💽 器 器 😢 硼 铋 16 % % % %	
O Unsorted 18	-
Workspace 'lab': 1 de: 1 ¹⁹ 20	
Set as Active Design	
Remove from Workspace may be overwritten	
Design Compilation Order ({or3} architecture {or3}}	
Generate Compilation Order Macro	
New , STD_LOGIC_1164.all;	
Add Files to Design	
<u>R</u> efresh contents	

Main Window Toolbars





Language Assistant helps you with the syntax of the VHDL data types.

🔷 Active-HDL 7.2 (lab ,hm1) - 0	::\My_Designs\lab\hm1\src\or3.vhd	- ē 🛛
<u>File E</u> dit Sea <u>r</u> ch <u>View Wo</u> rkspace	<u>D</u> esign <u>S</u> imulation <u>T</u> ools <u>W</u> indow <u>H</u> elp	+, * × ×
🗿 🕶 🖬 👷 🗱 🔳 🚯	\$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$ \$\$	
Design Browser 🔷 🗙		
Top-Level selection		
O Unsorted	anguage Assistant	-
Workspace 'lab': 1 des	2 VHDL 🔄 🗅 🎬 🖨 🔛 🗡 😡 🔯 🤘	-
🖂 👪 hm1	Templates	
Add New File	Code Auto Complete	
1 - 🖆 ? or3.vhd	- architecture body	
Add New Library	-block statement	
	Case statement	
	component declaration	
	configuration declaration	
	- constant declaration	
	- design library specification	
	entity declaration	
	- for-loop statement	
	NUM (INS //	

Compiling the Design

Once the design is ready, compile it either by clicking on the toolbar as shown or hit **F11** or choose **Design > Compile.**

Active-HDL 7.2 (lab ,example) - c:\My_Designs\lab\example\src\or3.vhd (/UUT)						
File Edit Search View Workspace Design Simulation Tools Window Help						
] 🐼 ▼ 🚔 🖶 🐹 🐘 🛐 🐼 💭 🔛 🛗 🏗 🗯 🏙 🚏 🖓 🙀 🐼 🕒 🍕 🍪] ▶ ▶ ▶ ⊵ 100 ns 🗄 +(= ⊴ ▶) 🗣 (≡ ⊂≡ ~						
Design Browser 🔷 🗙 j 律 律 🖉 鱉 🗱 🧱 排 推 🏣 🍓 🍝 👖 🖽 🇊 🕒 🗉 🔳 🖉 🕨						
🔚 or 3_tb (tb_architecture) 🔽 🕺 暗 💼 🗤 😒 👬 or 3 🔽 🛒 🙀 😵 🕪 🔺 🕉 % 🌾						

Console window

Console window appears at the bottom of the page with a **success** message if design is free of errors.



Generating Testbench

NOTE: To add your testbench, click Add New File>Add Files to Design as in 8A.

Testbench for the design can be generated as **Tools > Generate Testbench**.



Select the Design Unit (Entity and Architecture) for which testbench should be generated and select testbench type as **Single Process**; Proceed by clicking **Next**.

e) - c:\My_Desig	gns\lab\example\src\TestBench\or3_TB.vhd	
Design Simulation	on <u>T</u> ools <u>W</u> indow <u>H</u> elp	
) 💱 📃 🔎 🚟	🏭 종 🎁 🚏 🎖 🙀 📀 🕒 🕸 🍪 🖉 🕨 🕨 🛓 100 ns 🛨 📢	■ <u>4</u> I> 5 ⊒ ⊊≡ °
律律黨	奮 緊 🐲 縦 担臣 🍓 🍂 ¶ 🔁 爲 🔹 🗉 🔳 💀 🕨	
X BB	Test Bench Generator Wizard	3. % %
31 0		
32 <u>p</u>	Select the design unit for which you want to generate a test bench. The wizard will	
33	generate appropriate source files and a macro file for the test bench.	
35		
36	Entity:	
37 e	or3_tb	
38	Architecture	
40 9		it ports of tested entity
41 8		
42 8		
43	Test Bench Type:	of tested entity
45	C WAVES Based	
46 -	A WAVES BOOK	
47		
48 begin		
50 -		
51 T		
52		
53		
tor allocat		
lay, January		
en initiali	< Back Next > Cancel Help	

Testbench generator wizard appears with all your input ports under UUT ports; proceed By clicking **Next.**

		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
8	B C	Test Bench Generator Wizard	× % %
78			
79		Define test vectors.	
80		Task usekan from Ma	
81		Select this check box if you want to use previously created test vectors	
82		saved in a waveform file.	
0.0			
85		Select a test vector file:	
86			
87		Proven	
88		DIOWSE	
89	end 1	Signals found in file: UUT ports:	
90		A	
91	confi	B C	
92	1	C C	
93			
94			
90			
97	end 1		
98			
99			
100			
ha			
	or3.vhd		
or	allocat		
ay,	January		-
en i	nitiali	< Back (Next >) Cancel Help	
L: 0	r3_tb		

Click **Next** as the tool generates the names for all the design units, you can change them (Not Recommended).

律律層	🁔 🖉 謙麻 福居 🧠 🏕 ¶ 🖽 🏩 🔸 🗉 🖬 😓 🕨	
X 🖻 🖬	Test Bench Generator Wizard	1 % %
78 79 80	Enter the test bench specification.	
81 82	Type the name of the test bench entity:	
83 84 85	, Type the name of the test bench architecture: TB_ARCHITECTURE	
86 87 - 88	, Type the name of the test bench source file: or3_TB.vhd	
89 end 1 90 91 confi 92 1	Type the name of the folder for test bench files:	
93 94 95	TestBench	
96 e 97 end 1 98		
99 100		
_ ↓		
or allocat y, January n initiali		
: or3_tb	< back vert > Cancel Help	

Click **Finish** to proceed, the window below shows the files generated by the Testbench.

		新 🛐 🦛 編 福 麗 🍓 🏕 ¶ 🔁 🍒 🔸 🗉 🗉 🔜 🔈	
X 🗈	8	Test Bench Generator Wizard	6 % %
78 79 80		The wizard is ready to generate test bench files.	
B1 B2		The following files will be generated:	
83 84		.\src\TestBench\or3_TBvhd	
86 87			
88 89 en	d 1		
91 co 92 93	nfi 1	File with configuration for timing simulation: .\src\TestBench\or3_TBtim_cfg.vhd 厂 Generate	
95 96 97 en 98	e .d 1	_ Simulation macro (DO file): _\src\TestBench\or3_TB,_runtest.do	
99 100			
e or3	.vhc		
or allo y, Janu n initi : or3_t	cat ary ali b	< Back Finish Cancel Help	

NOTE: Add your test conditions to the Testbench, **Hit F11** to compile.

Getting Started with the Simulation

Before You simulate, select the **Top level** unit as your testbench as shown below in the design browser.

Active-HDL 7.2 (lab ,example	e) - c:\M	y_Designs\lab\ex	ample\src\TestBench\or3_TB.vhd
<u>File E</u> dit Sea <u>r</u> ch <u>V</u> iew W <u>o</u> rkspace	<u>D</u> esign	Simulation Tools	<u>W</u> indow <u>H</u> elp
🗗 🕶 🖬 🐹 📖 📭	V	🔎 🚟 🚟 🎜 🎁	1 🙄 🖓 🙀 🔕 🖡 🗇 🤹 🤌] 🕨
Design Browser ×			e)** **(e 📫 📑 📑 🍓 📣 ¶ 🗈 🐉
or3_tb (tb_architecture)	X E	à 🖬 🗠 😒 🖌	Major3 ▼ Sa
example - example	1		
<pre>Ea or3_tb (tb_architecture)</pre>	12		
en or 3 (behave)	3	Title	· Test Bench for or3
<pre>c testbench_for_or3</pre>	4	Design	· evample
Multiple-Unit	-	Design	. example
Add New File	5	Author	: snasni
1 🖪 🖉 / or 3. vhd	6	Company	: home
- 🗱 waveform or 3. awf	7		
tt / TestBench	8		
	9		
Add New Library	10	File	: \$DSN\src\TestBench\or3_TB.
🗄 💾 example library	11	Generated	: 1/24/2007. 9:49 PM

NOTE: All files must be compiled before you select Top level unit.

Initialize simulation by selecting **Simulation > Initialize Simulation.**

Active-HDL 7.2 (lab ,example) - c:\My_Designs\lab\example\src\TestBench\or3_TB.vhd								
File Edit Sea <u>r</u> ch <u>V</u> iew Workspace <u>D</u> esign <u>Simulation Tools Window Help</u>								
🗿 ▾ 🚔 🖶 💥 📖 🔳 🚳 🌮 💻	Initialize Simulation	🕞 🕸 🇐 🍪 🕨 🕨 🕨 🛓 100 ns 🕂 📢						
Design Browser 🔺 🛓 📰 f	Initialize Post Simulation Debug	💰 📣 ¶ 🗈 🗊 📔 🖷 🛤						
Sor3_tb (tb_architecture)	Initialize <u>H</u> andel-C Code Debug	🔽 🖌 🗛 🕫 🐼 🌬 🦽						
O Unsorted 1	End Simulation							
Workspace 'lab': 2 des	Restart Simulation							
- 🚯 are	N Due Altres	for or3						
🗆 🗃 example	<u>R</u> un Alt+r5							
- Add New File	Run Until							
1 ⊕ 🖆 🗸 or 3. vhd	Run For F5							
-💥 waveform_or3.awf	Move Backward	L						
TestBench	I► Go to current simulation time							

Click **Structures** (circled below) to see all the ports, select them and add to the waveform as shown below.



Hit F5 to run or select **Simulation > Run For.**

Active-HDL 7.2 (lab ,example) - c:\My_Designs\lab\example\src\waveform_or3.awf *												
<u>File E</u> dit Sea <u>r</u> ch <u>V</u> iew W <u>o</u> rkspace	Design Simulation M	<u>/</u> aveform <u>T</u> ool	s <u>W</u> in	dow <u>H</u> elp								
🗗 🕶 🖬 🐹 📖 📭	🂱 📃 🔎 😽 Hee Deg Deg	s 🛍 🖫 🤇	2 🖣		- 🗇 🗳	8 🍪 📋	► ► <u>₽</u>	100 ns	.	■ ⊴ ⊪	ि≣ दि≣ द	■ ^{>>}
Design Browser 💦 💌 🎽	X 🖻 🖻 🔛	S 🖉 🗠	т 🖟	1 Q Q	୍ ର୍ 🗨	: 🕅 🗸	U AR 🛃	∬1± →1	í (14)	1 16 %	% %	
or3_tb (tb_architecture)	Name	Value	Sti	ı 2,0	i 4,0 i	60 i 8	0 10 9	9.8 ns	40 16	șo i 180 i	200 i 220	ı 2 4 0
O. Unsorted	₩ A	1										
Workspace 'lab': 2 des	w.B	1										
- 📅 are	w.C	1	1									
⊡ 🗃 example - 💦 Add New File	™ Z	1	1				Г <u> </u>					
1 🕂 🗐 √ or 3. vhd												
-👯 waveform_or3.awf												
+ / TestBench												
- 💦 Add New Library												
🗄 🎁 example library												

Wave Window Toolbar



Creating/Editing VHDL Files

Or3.vhd

```
_____
_____
___
-- Title : or3
-- Design : example
-- Author : shashi
-- Company : home
___
_____
_____
___
-- File : or3.vhd
-- Generated : Wed Jan 24 21:40:37 2007
-- From : interface description file
-- By : Itf2Vhdl ver. 1.20
___
_____
  _____
___
-- Description :
______
_____
--{{ Section below this comment is automatically maintained
-- and may be overwritten
--{entity {or3} architecture {behave}}
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity or3 is
_ port(
_ A : in STD_LOGIC;
_ B : in STD_LOGIC;
_ C : in STD_LOGIC;
_ Z : out STD_LOGIC
_ );
end or3;
architecture behave of or3 is
begin
Z <= A or B or C;_
end behave;
```

```
Or3_TB.vhd
```

```
_____
  _____
-- Title : Test Bench for or3
-- Design : example
-- Author : shashi
-- Company : home
___
_____
_____
-- File : $DSN\src\TestBench\or3_TB.vhd
-- Generated : 1/24/2007, 9:49 PM
-- From : $DSN\src\or3.vhd
          : Active-HDL Built-in Test Bench Generator ver.
-- By
1.2s
_____
 _____
-- Description: Automatically generated Test Bench for or3_tb
_____
 _____
library ieee;
use ieee.std_logic_1164.all;
_-- Add your library and packages declaration here ...
entity or3_tb is
end or3_tb;
architecture TB_ARCHITECTURE of or3_tb is
_-- Component declaration of the tested unit
_component or3
_port(
_A : in std_logic;
_B : in std_logic;
_C : in std_logic;
_Z : out std_logic );
_end component;
_-- Stimulus signals - signals mapped to the input and inout
ports of tested entity
_signal A : std_logic;
```

```
_signal B : std_logic;
_signal C : std_logic;
_-- Observed signals - signals mapped to the output ports of
tested entity
_signal Z : std_logic;
_-- Add your code here ...
begin
_-- Unit Under Test port map
_UUT : or3
_port map (
_A => A,
_B => B,
_C => C,
_Z => Z
_);
_process
_begin
_----Test case 1-----
_A<='0';
_B<='1';
_c<='0';
_wait for 20ns;___
_----Test case 2-----
_____A<='1';
_B<='1';
c<='0';
_wait for 20ns;
_----Test case 3-----
____A<='0';
_B<='1';
_c<='1';
_wait for 20ns;_
_----Test case 4 boundary condition----
____A<='0';
_B<='0';
_c<='0';
_wait for 20ns;_
_----Test case 5 boundary condition----
_ A<='1';
B<='1';
_c<='1';
_wait for 20ns;_
_end process;
_-- Add your stimulus here ...
```

end TB_ARCHITECTURE;

```
configuration TESTBENCH_FOR_or3 of or3_tb is
_for TB_ARCHITECTURE
_for UUT : or3
_use entity work.or3(behave);
end for;
_end for;
end TESTBENCH_FOR_or3;
```

Resources

- ➔ Find and explore all relevant web pages starting at <u>http://ece.gmu.edu/~jkaps/courses/ece331/index.html</u>
- → Find the additional VHDL files for future experiments at
- ➔ Find an additional Tutorial for VHDL at <u>http://ece.gmu.edu/labs/Active_HDL.pdf</u>



Given the circuit diagram above:

- 1. Write an algebraic expression of the output as a function of the input signals.
- 2. Working VHDL code for this experiment is provided, so you can concentrate on using Model*Sim* and verifying simulation function equivalency:
 - Go to the ECE 332 Experiments page (<u>http://ece.gmu.edu/~rhayne/ece332/experiments.htm</u>) and save the source code for **ece332_gates.vhd**, **lab1.vhd**, and **lab1_testbench.vhd** into your ece332_labs directory (created when you completed the Mentor Graphics Tutorial).
- 3. Using vsim (as you did in the tutorial), import all three of your new vhdl files, compile them (ece332_gates first, then lab1, then lab1_testbench), and load the testbench.
- 4. Simulate and print the resulting waveforms for all possible inputs.
- 5. Draw a detailed diagram showing all the pin connections.
- 6. Implement the circuit in hardware, using the TTL devices from the parts list.

lab1.vhd

```
_____
-- Author : Dr. Ron Hayne
-- Date : July 11, 2004
-- Course
                   : ECE332
-- File Name
-- File Name : lab1.vhd
-- Design Units : Lab1_Circuit
-- Purpose of Code : Entity description and multiple
architectures for lab1
                     architectures for lab1.
_ _
-- Hardware modeled : Circuit diagram given for lab1.
-- Model Limits : None known.

-- Known Errors : None known.

-- Design Library : work

-- Dependencies : ECE332_Gates
-- Environment:
-- Simulator : Mentor Graphics (ModelSim) V5.4d
-- Platform
                : Unix (SunOS 5.8)
_ _
-- Change List (most recent on top)
-- Date Who What
__ ____ ___ ___
-- 11Jul04 rjh Creation
_____
library IEEE;
use IEEE.std_logic_1164.all;
entity Lab1_Circuit is
  port( A : in std_logic;
       B : in std_logic;
       C : in std_logic;
       M : out std_logic );
end Lab1_Circuit;
_____
architecture BEHAVE1 of Lab1_Circuit is
begin
  M \le (A \text{ and } B) \text{ or } (A \text{ and } C) \text{ or } (B \text{ and } C);
end BEHAVE1;
_____
```

```
architecture BEHAVE2 of Lab1_Circuit is
begin
 process(A, B, C)
 begin
   if (A = '1' \text{ and } B = '1') then
     M <= '1';
   elsif (A = '1' \text{ and } C = '1') then
     M <= '1';
   elsif (B = '1' \text{ and } C = '1') then
     M <= '1';
   else
     M <= '0';
   end if;
  end process;
end BEHAVE2;
 _____
architecture BEHAVE3 of Lab1_Circuit is
  signal Input: std_logic_vector(2 downto 0);
begin
  Input <= A & B & C;
 with Input select
   M <= '1' when "011",
        '1' when "101",
        '1' when "110",
        '1' when "111",
        '0' when others;
end BEHAVE3;
_____
use work.ECE332_Gates.all;
architecture STRUCTURE of Lab1 Circuit is
 signal AB : std_logic;
 signal AC : std_logic;
signal BC : std_logic;
  signal OR1a : std_logic;
begin
 AND1: AND_74LS08 port map(A, B, AB);
 AND2: AND_74LS08 port map(A, C, AC);
 AND3: AND_74LS08 port map(B, C, BC);
 OR1: OR_74LS32 port map(AB, AC, OR1a);
  OR2: OR_74LS32 port map(OR1a, BC, M);
end STRUCTURE;
```

lab1_testbench.vhd

```
_____
                   : Dr. Ron Hayne
: July 11, 2004
: ECE332
-- Author
-- Date
-- Course
-- File Name : lab1_testbench.vhd

-- Design Units : Lab1_Testbench

-- Purpose of Code : This is a top level testbench for
                       Labl Circuit
___
-- Hardware modeled : This testbench creates an instance of the
                       Lab1_Circuit and then drives the inputs
                        and checks the results.
_ _
-- Model Limits : VHDL-93 Syntax (report)
-- Known Errors : None known
-- Known Errors : None known

-- Design Library : work

-- Dependencies : Lab1_Circuit
-- Environment:

    Simulator
    Mentor Graphics (ModelSim) V5.4d
    Platform
    Unix (SunOS 5.8)

_ _
-- Change List (most recent on top)
-- Date Who What
__ ____ ___ ___
-- 11Jul04 rjh Creation
_____
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity Labl Testbench is
end Lab1 Testbench;
architecture Testbench of Lab1_Testbench is
  -- Signal Declarations
  signal Input : std_logic_vector(2 downto 0) := "000";
  signal M : std_logic;
  -- Component Declarations
  component Lab1_Circuit
    port( A : in std_logic;
          B : in std_logic;
          C : in std_logic;
          M : out std_logic );
  end component;
```

```
begin
  -- Component Instantiation
  Tested_Circuit : Lab1_Circuit port map( A => Input(2),
                                           B => Input(1),
                                           C => Input(0),
                                           M => M);
  -- Cycle through test vectors and evaluate the results
  process
  begin
    wait for 100 ns;
    case Input is
      when "011" | "101" | "110" | "111" =>
        assert (M = '1')
          report "Test Failed";
      when others =>
        assert (M = '0')
         report "Test Failed";
    end case;
    Input <= Input + "001";</pre>
  end process;
end Testbench;
```



Given the circuit diagram above:

- 1. Write an algebraic expression of the output as a function of the input signals.
- 2. Fill in the truth table to determine the input/output relationship of the function.
- 3. Write a VHDL behavioral description to implement the circuit, including the following
 - a. Entity declaration
 - b. Behavioral architecture body
 - c. **lab2_testbench.vhd** (provided on the ECE 332 Experiments page)
- 4. Simulate and print the resulting waveforms for all possible inputs.
- 5. Draw a detailed diagram showing all the pin connections.
- 6. Implement the circuit in hardware, using the TTL devices from the parts list.
- 7. Compare the results of the two approaches with respect to the timing characteristics of the outputs.

Е	S	I ₁	I ₀	F ₁	F ₂	Z
0	0	0	0			
0	0	0	1			
0	0	1	0			
0	0	1	1			
0	1	0	0			
0	1	0	1			
0	1	1	0			
0	1	1	1			
1	0	0	0			
1	0	0	1			
1	0	1	0			
1	0	1	1			
1	1	0	0			
1	1	0	1			
1	1	1	0			
1	1	1	1			

Given the following function:

$$f(S, E, A, L) = \sum m(0, 2, 3, 5, 8, 9, 11, 13, 15) + d(1, 4, 10)$$

- 1. Using a K-map, determine a minimal sum-of-products covering of the function, using "don't cares" as appropriate.
- 2. Draw a gate level circuit diagram implementing the K-map derived function, using only NAND gates.
- 3. Write a VHDL structural description to implement your circuit at the gate level, using the pre-defined gate libraries. Be sure to including the following:
 - a. Entity declaration
 - b. Structural architecture body
 - c. An appropriate testbench
- 4. Simulate and print the resulting waveforms for all possible inputs.
- 5. Draw a detailed diagram showing all the pin connections.
- 6. Implement the circuit in hardware, using the TTL devices from the parts list.
- 7. Compare the results of the two approaches with respect to the timing characteristics of the outputs.

Given the following function:

$$f(S, E, A, L) = \sum m(0, 2, 3, 5, 8, 9, 11, 13, 15) + d(1, 4, 10)$$

- 1. Using a K-map, determine a minimal sum-of-products covering of the function, using "don't cares" as appropriate.
- 2. Draw a gate level circuit diagram implementing the K-map derived function, using only NAND gates.
- 3. Write a VHDL structural description to implement your circuit at the gate level, using the pre-defined gate libraries. Be sure to including the following:
 - a. Entity declaration
 - b. Structural architecture body
 - c. An appropriate testbench
- 4. Simulate and print the resulting waveforms for all possible inputs.
- 5. Draw a detailed diagram showing all the pin connections.
- 6. Implement the circuit in hardware, using the TTL devices from the parts list.
- 7. Compare the results of the two approaches with respect to the timing characteristics of the outputs.

Due to uncertain economic times, you as the chief engineer of Patriot Enterprises, have decided to diversify your product line. Your first circuit is to be a combinational circuit to illuminate three lights indicating the status of the oil level in an automobile engine. The engine is capable of holding 7 liters of oil, but has a tendency to pull oil into the intake manifold when the level is equal to or greater than 6 liters. At the other extreme, it has been determined that an oil level of less than 2 liters does not insure that there is a sufficient supply of oil to the oil pressure pump. For proper, safe operation, the engine should have an oil level between these two extremes. In order to simplify the information for the average driver, you have decided to make an indicator with three lights Red, Green, Yellow. These lights are to be illuminated under the following conditions:

- Red Light: Oil level greater than 5 or less than 2 liters.
- Yellow Light: Oil level greater than 4 or less than 3 liters.
- Green Light: Oil level equal to 3 or 4 liters.

More than one light may be on at a time.

You have also found that there is a commercially available oil level indicator that has a binary output proportional to oil level as in the table below:

	Outpu (C	t Signal Dil Leve	Oil Level		
mt	А	В	С	(liters)	
	0	0	0	0	
	0	0	1	1	
	0	1	1	2	
	0	1	0	3	
	1	1	0	4	
	1	1	1	5	
	1	0	1	6	
	1	0	0	7	

- 1. Design a combinational circuit to perform the functions described above.
- 2. Minimize the functions using any appropriate method.
- 3. Write a VHDL behavioral description to implement the circuit, including the following
 - a. Entity declaration
 - b. Behavioral architecture body
 - c. An appropriate testbench
- 4. Simulate and print the resulting waveforms for all possible inputs.
- 5. Draw a detailed diagram showing all the pin connections.
- 6. Implement the circuit in hardware, using the TTL devices from the parts list.
- 7. Compare the results of the two approaches with respect to the timing characteristics of the outputs.

- 1. Design a combinational circuit to perform the functions described above.
- 2. Minimize the functions using any appropriate method.
- 3. Write a VHDL behavioral description to implement the circuit, including the following
 - a. Entity declaration
 - b. Behavioral architecture body
 - c. An appropriate testbench
- 4. Simulate and print the resulting waveforms for all possible inputs.
- 5. Draw a detailed diagram showing all the pin connections.
- 6. Implement the circuit in hardware, using the TTL devices from the parts list.
- 7. Compare the results of the two approaches with respect to the timing characteristics of the outputs.

- 7. Exercise the redundant terms with the test bench and verify that the static 1-hazard has been removed.
- 8. Implement f1 with physical gates and capture the transient 0 which occurs when C switches from a 1 to a zero.

MSI Circuit for Cold Switching Signals

It is sometimes awkward in an electronic instrument to have the switches on the front panel directly control the routing of signals (called ``hot switching") among circuits for several reasons. In hot switching, the signals have to be routed to the front panel for switching which introduces delays in the signal due to the length of the wire and possibly noise, not to mention the greater number of wires which must leave one board and be routed back to the board. The single largest source of failures in electronic circuits is connections.

A technique for time-division multiplexing signals can be used to alleviate this problem and serve to introduce "cold switching." In cold-switching, front panel switches indirectly redirect data signals by sending control signals from the switches to a circuit on the signal processing board which actually routes the signals from/to the desired processing circuit. This means that the data signal never leaves the circuit board and is therefore incurs no additional delay and is less susceptible to noise. Not only that, but by this method, 3 control lines can redirect 8 data lines thereby reducing the number of wires which must be used to connect the front panel to a signal processing board. The example presented here is used for routing digital signals, but the process is directly analogous for the routing of analog signals using digital control signals.

Time-division multiplexing means that multiple signals are transmitted over the same wire, but not at the same time as can be done with frequency-division multiplexing or other methods. The signal which is to be sent over the single data wire is specified by a set of n control signals, where 2^n is the number of signals which can be multiplexed. At the other end of the multiplexed signal data wire is a demultiplexer which selects which of the 2^n output signal lines to route the signal to. It is assumed here that the same address (control signals) is applied to both the multiplexer and demultiplexer.

With reference to the above problem do the following

- 1. Simulate and verify a multiplexer:
 - a. Write a structural VHDL description of an 8-to-1 multiplexer.
 - b. Demonstrate using a test bench that the output signal is the same as the selected input signal. Do this for all eight input signal lines.
- 2. Simulate and verify a demultiplexer:
 - a. Write a structural VHDL description of a 1-to-8 demultiplexer.
 - b. Demonstrate using a test bench that the input signal is routed to the correct output. Do this for all eight output signal lines.
- 3. Simulate and verify the complete TDM circuit:
 - a. Write a structural VHDL description of an 8-to-1 multiplexer connected to a 1-to-8 demultiplexer.

- b. Write a testbench with a counter to drive the control lines of both the multiplexer and the demultiplexer. Demonstrate the proper operation of the digital TDM circuit by verifying that the correct input signal is routed to the proper output.
- 4. Build an MSI implementation of the complete TDM circuit using parts from the ECE332 parts list and compare it to the TDM simulation.



Integrated Circuit Technology Lab

As a digital systems designer, you will need to be aware of the electrical characteristics of various logic families, because a design must be logically *and* electrically correct to ensure proper operation. Even if a design is logically correct, it may fail to operate correctly if the design violates electrical limitations and usage rules of a particular logic family.

In this lab you will do a comparative study of the 74LS00 Quad 2-input AND gate and the 74C00, a CMOS version of the same device.

- 1. Using the respective datasheets for the two devices, determine the following electrical characteristics and compare the results for the TTL and CMOS families.
 - a. Noise Margin
 - b. Fan-out
 - c. Propagation Delay
- 2. Use a dual-trace oscilloscope to observe the actual propagation delays for the two devices. Inject a square wave into the selected channel and compare the input signal with the output signal by displaying them simultaneously on the two channels. Record your observations and comment on the difference in behavior between the TTL and CMOS devices, as well as the differences in observed behavior with that determined in part 1c above.
- 3. Based on your observed results in part 2 above, write VHDL **package** containing behavioral models for both the TTL and CMOS devices. Use a **generic** clause to model the propagation delay.
- 4. Write a VHDL structural model and associated testbench that will instantiate each device model with the appropriate propagation delay. Simulate your VHDL model to demonstrate that you have correctly modeled the behavior observed in part 2 above.

Hint: For the CMOS gate, output currents are named I_{source} and I_{sink} . Make sure you use the $V_{cc} = 5V$ parameters.

4-bit Adder-Subtractor



The circuit diagram above implements a 4-bit adder-subtractor:

$$SEL = 0 \Longrightarrow Z = A + B$$
$$SEL = 1 \Longrightarrow Z = A + \overline{B} + 1 = A - B$$

- 1. Write a VHDL package containing behavioral descriptions of an XOR gate and a Full Adder.
- 2. Write a VHDL structural description to implement the circuit, including the following:
 - a. Entity declaration
 - b. Structural architecture body using generate statements for the regular structures

c. A testbench which demonstrates correct operation of the circuit with an example of each of the following cases:

Α	В	A + B	A - B
4	2		
2	5		
-3	-4		
-2	6		
6	3		

- 3. Simulate and print the resulting waveforms for the cases listed above.
- 4. Design an MSI implementation of the circuit using a 4-bit adder and draw a detailed diagram showing all the pin connections.
- 5. Implement the circuit in hardware, using the TTL devices from the parts list and verify its operation using the test vectors above.
- 6. Compare the results of the two approaches with respect to the timing characteristics of the outputs.

Synchronous Sequential Design

Design a synchronous sequential Moore machine which implements a 2-bit binary counter with the following characteristics:



- An active-high enable, EN
 - When EN = 1, the counter changes state
 - \circ When EN = 0, the counter maintains its current state
- An active-high control signal, UP
 - When UP = 1, the counter counts up in the sequence 00, 01, 10, 11, 00, ...
 - When UP = 0, the counter counts down in the sequence 00, 11, 10, 01, 00, ...
- An active-low asynchronous clear, CLR_BAR
 - When $CLR_BAR = 0$, the count is reset to 00
- A falling-edge triggered clock, CLK

To complete this experiment do the following:

- 1. Draw a state diagram which represents the Moore machine described above.
- 2. Fill in the state table below for the Next States and determine Excitation Variables necessary to implement the state machine using JK flip-flops.
- 3. Minimize the Boolean equations for the Excitation Variables.
- 4. Draw a detailed circuit diagram for the state machine, showing all pin connections.
- 5. Implement your circuit in hardware, using TTL parts, and verify its operation.
- 6. Write a VHDL structural description to implement the circuit, including the following: a. Entity declaration.
 - b. Structural architecture body using components from the ece332_gates package.
 - c. A testbench which demonstrates correct operation of the circuit.
- 7. Simulate your VHDL model and print the resulting waveforms.
- 8. Compare the results of the two implementations.

	Inputs		Pre Sta	sent ate	Next State		Excitation Variables			Outputs		
mt	EN	UP	Q_1	Q ₀	Q_1^+	Q_0^+	J_1	K1	J ₀	K ₀	Z_1	Z ₀
0	0	0	0	0							0	0
1	0	0	0	1							0	1
2	0	0	1	0							1	0
3	0	0	1	1							1	1
4	0	1	0	0							0	0
5	0	1	0	1							0	1
6	0	1	1	0							1	0
7	0	1	1	1							1	1
8	1	0	0	0							0	0
9	1	0	0	1							0	1
10	1	0	1	0							1	0
11	1	0	1	1							1	1
12	1	1	0	0							0	0
13	1	1	0	1							0	1
14	1	1	1	0							1	0
15	1	1	1	1							1	1

Shift Register

Design a 4-bit parallel input / parallel output shift register with the following characteristics:



- An mode control signal, SEL
 - \circ When SEL = 0, the register loads D_i
 - When SEL = 1, the register shifts right (and Q_3 receives SR_IN)
- A rising-edge triggered clock, CLK

To complete this experiment do the following:

- 1. Draw the circuit diagram for the *shift register* described above, using D flip-flops and 2 to 1 multiplexers.
- 2. Implement your circuit in hardware, using TTL parts, and verify its operation.
- 3. Write a VHDL behavioral description which implements this *shift register*, including the following:
 - a. Entity declaration
 - b. Dataflow architecture body
 - c. An appropriate testbench
- 4. Simulate your VHDL model and print the resulting waveforms.
- 5. Compare the results of two implementations.

Asynchronous Finite State Machine

Given the following characteristic equations for the next state variables of an asynchronous finite state machine:

$$Y_1 = x_1 \overline{x}_2 + y_2 \overline{x}_1 + y_1 \overline{y}_2 x_2$$
$$Y_2 = x_1 + y_2 \overline{x}_2$$

- 1. Determine the transition table and identify the stable states.
- 2. Identify any oscillations and races and indicate their types.
- 3. Write a VHDL behavioral description which implements the characteristic equations and includes the following:
 - a. Entity declaration
 - b. Behavioral architecture body
 - c. An appropriate testbench
- 4. Simulate and Print the resulting waveforms for all possible inputs and state transitions. a. Set the propagation delays of Y1 and Y2 to demonstrate normal operation.
 - b. Adjust the propagation delays to demonstrate the results of a critical race.
- 5. Draw a detailed diagram showing all the pin configurations.
- 6. Implement the above circuit in hardware, using the TTL devices from the parts list.
- 7. Compare the results of two approaches with respect to the timing characteristics of the outputs.

Aquarium Controller

As chief engineer of AQUA (Pronounced "AquaNot") Aquarium Maintenance Engineering, Inc., you have decided to develop an automatic device to control the acidity (pH) and Calcium content of the water in fish aquariums. You also want to use this device to automatically feed the fish on a regular basis.

You have decided to purchase devices that measure the pH and Calcium content and use them as inputs to your system. The pH measuring device has an output pH which is asserted as (1) when the pH is too high requiring the introduction of a measured amount of buffering agent into the aquarium to lower the pH. The Calcium measuring device has an output (pC) which is asserted as (0) when the calcium level is too low requiring the introduction of a measured amount of Calcium into the aquarium. You will use these two measurement devices as inputs to your design to determine whether to actuate the output devices.

The first of the three output devices introduces a measured amount of buffering solution (B) into aquarium to lower the pH of the water. The second output device introduces a measured amount of calcium (C) into the water to raise Calcium levels. The simultaneous introduction of the buffering solution and calcium cannot be allowed since they may cancel the effects of each other. You have decided that pH control is more important than Calcium control, so that if both pH and pC sensors indicated that the buffer and calcium must be introduced at the same time, you will only introduce the buffer into the water during that cycle.

There is, of course, a third (output) device (F) which dumps food into the aquarium. Through experience you have found that you cannot put fish food into the tank at the same time that you put in any chemicals. Experience has also shown that, if possible, it is more important to control pH and pC than to feed the fish. it is well known that the breed of fish you have in the tank cannot miss more than two feeding cycles before they are adversely affected.

Remembering that this type of problem can be reasonably solved using a synchronous finite state machine of the Mealy type, it further seems reasonable that this can be done in three states where the first one (01) indicates that the fish were fed on the last cycle, the second (10) indicates that the fish have missed one feed cycle and the third (11) state which indicates that the fish have missed a second feed cycle.

With reference to the above word problem do the following:

- 1. Draw a properly labeled and complete state diagram of the Mealy machine to implement the aquarium controller.
- 2. Fill in a State/Output table for the Mealy machine.

- 3. Write a VHDL Behavioral Description which implements the finite state machine, including the following
 - a. Entity declaration
 - b. Behavioral architecture body
 - c. An appropriate testbench
- 4. Simulate and print the resulting waveform for all possible inputs and state transitions.
- 5. Determine whether the FSM is self-starting and verify this by starting the FSM in state 0.

Bonus Experiment

Variable Modulus Counter

Design a *variable modulus counter* with the following characteristics:



- An active-high enable, EN
 - When EN = 1, the counter changes state
 - When EN = 0, the counter maintains its current state
- A modulus control signal, SEL
 - When SEL = 1, the counter counts up in the sequence 6, 7, ..., 10, 11, 6, ... (modulus = 6)
 - When SEL = 0, the counter counts up in the sequence 3, 4, ..., 10, 11, 3, ... (modulus = 9)
- An active-low synchronous reset, RESET_BAR
 - When RESET_BAR = 0, the count is reset to its lowest value, depending on the modulus (controlled by SEL)
- A rising-edge triggered clock, CLK

To complete this experiment do the following:

- 1. Draw the circuit diagram for the *variable modulus counter* described above.
- 2. Implement your circuit in hardware, using TTL parts, and verify its operation.
- 3. Write a VHDL structural description to implement the circuit, including the following: a. Entity declaration.
 - b. Structural architecture body using components from the ece332_gates package.
 - c. A testbench which demonstrates correct operation of the circuit.
- 4. Simulate your VHDL model and print the resulting waveforms.
- 5. Write a VHDL behavioral architecture to implement the variable modulus counter.
- 6. Simulate your VHDL model and print the resulting waveforms.
- 7. Compare the results of the three implementations.